The paper presents a distributed test system for pipelined ADCs including a modelbased characterization process. A set of modular Virtual Instruments has been developed in Java to execute the system functions in order to be remotely manageable through a common Internet browser. The system features include (i) a module able in modeling an ADC through the specialization of a simplified behavioral model;
test set-up, (ii) the data acquisition, (iii) the data processing, and (iv) the result storage by means of specific sub-VIs being executed on PCs located in different laboratories. Each laboratory can produce its own model and identification procedure and make them work on the test system implemented in another one. In such a manner it is possible to: (i) remotely execute the test and identification of an ADC, (ii) exchange the measurement data for making parallel processing on the same device, and (iii) realize a common repository of test results and ADC models for devices already on the market, setting the bases for an efficient collaboration of different research groups on the same topic.
Section II presents a case-study of SIMULINK behavioral model of a three stage pipelined ADC and its components: flash ADC, Digital to Analog Converter (DAC), Sample and Hold Amplifier (S/H). An Input-Output mathematical relation is also proposed. Section III is dedicated to the methodology used for the estimation of the error parameters, taking in account measurement results obtained by adjusting the input signal amplitude. Then, in Section IV, the architecture of the distributed VI is described and discussed, focusing on a couple of virtual instruments (VIs) dealing with modeling and testing tasks within the IEEE 1241 standard specifications [3] is presented. The VIs have been developed in Java, in order to be independent from the working platform and assure an inner networking support. Moreover, they are modular, assuring high-grade expandability and flexibility.
An experimental evaluation of the proposed system has been carried out on a 
Pipelined ADC model
A pipelined converter is constituted of several stages, each of them composed by an ADC, a DAC and a Sample and Hold (S/H), with the aim to convert a sub-range of entire code [5] . The input full scale signal to be converted is processed by the first stage that acts a conversion of the most significant bits and sends the resulting code both to the correction logic block and to a DAC.
The DAC acts a conversion from digital to analogue and the resulting value is subtracted from the input. The resulting error value is sent to the next stage to be processed in a similar way. Each stage adds also a delay cycle. A logic correction block recovers the correct digital output starting from the partial outputs of each stage by applying opportune shifts. In Fig. 1 a block scheme, in SIMULINK environment, for a three stage pipelined ADC is given. Each stage is similar to that shown in Fig. 2 . In order to imple- ment S/H, ADC and DAC, simple models have been used for each block [5, 6] .
The model has been developed starting from the data sheets [7] . The following equation has been used to the model of each ADC stage: It has been considered that this component could be described by a third order polynomial function. The following relation has been adopted for the modeling of each DAC [5] :
where c i are the error coefficients.
Then, the last component used in each stage, the sample and hold amplifier has been modeled by the following equation [5] :
where f t is the feed-through coefficient, Z h (·) is the hold function, and d i the error coefficients.
The main target of the modeling phase is to identify the a i , b i , c i , d i and f t coefficients which minimize the error between the actual and model output.
Parameter estimation
In order to evaluate the error parameters, a sine wave signal is generated as input to a real ADC (Fig.3 ). The obtained samples are used to estimate the analogue input sine wave parameters from the signal DFT and a three parameter sine fitting, as in [3] .
From this estimate the amplitude, offset, phase and frequency of the signal can be used to produce an analytical signal x (t) as input to the ADC model. By using a multidimensional minimization algorithm, the model can be improved, by reducing the differences between the two data sequences. The fit-ting of the model outputs to the actual ADC ones depends on the chosen minimization algorithm.
Many algorithms have been proposed in literature for such a task [8, 9] . At this time the modified Aitken algorithm has been used. The modified Aitken algorithm splits the parameter range in sub-ranges, and executes iteratively the following steps:
(1) For each parameter it searches the value that minimizes the error between the actual ADC and the model output.
(2) The step 1 is repeated from the first to the last parameter and then from the last to the first one. 
The distributed test and identification system
As it is shown in Fig.4 , the architecture of the proposed distributed test system is based on two VIs executing the model identification, as described in Section II, and the ADC test, as described in Section III, [10] , [11] , and two
VIs that are used to acquire and manage the data. In particular, the second one, a document manager, sorts and distributes the measures to the working group participants. All the modules have been realized by using the Java language and the CORBA technology in order to ensure good portability, good expandability and the networking support. The first VI, called AdcX, implements the method described in the previous section. It takes sampled data from a file or a CORBA server and sets the parameters of a Java written model. In order to assure an easy expandability, it is as general as possible.
Thanking to its modular structure, the VI leaves the user free to include his own ADC model by providing a Java written model with the required software interface to the main program. In order to speed-up the development of new modules, a template as been realized, including a set of Java interfaces, that only have to be specialized with the characteristics of a specific ADC. (Fig.7a ) and the FFT (Fig.7b ) of the input signal as specified in [3] . In future a time-frequency analysis tool will be implemented too. AdcT supports also the data coding (e.g. Gray coding) with the possibility of implementing new encoding algorithms with a minimum software change.
Like AdcX, AdcT is designed to have a good modularity and expandability. It exchanges data with a local or remote CORBA server. Therefore, in order to test ADCs by means of IEEE 488, or VXI instruments, it is necessary to develop an instrumentation control module. At now, a software module for controlling GPIB instrumentation has been developed.
The system architecture has been designed in order to set the modeling and testing procedures independent from the specific data sources, managed by the acquisition server. In such a way, the analysis subsystems such as AdcX and
AdcT VIs can work whichever is the effective data source: instrumentation, models optimized by AdcX or data coming from former acquisitions. This separation is obtained by using a common data repository, independent from the particular acquisition and the required analysis.
The software module with the task of managing the data is called document manager. The acquired samples are sent to the document manager that stores them in opportune data structures. These contain also some information about the source, such as the sampling frequency or the particular ADC. The imple-mented database is scalable, in order to provide the maximum flexibility to the specific needs of the user. The data storage is carried out in a hierarchical way, in order to group data from several acquisitions with similar characteristics (e. g. from the same ADC) and retrieve them by using the above quoted characteristics instead of an arbitrary file name. An additional feature of the designed document manager is the possibility of using pre-processing modules such as a Fourier Transform one, that, starting from time domain data, can calculate their amplitude spectrum.
A web-based graphical user interface could enable the members of the research group in remotely accessing, downloading or analyzing the acquired data by means of the proposed modules. The proposed distributed test system has been implemented and experimentally validated by setting up the test bench reported in Fig.8 and testing the AD773 ADC from Analog Devices, a three stage pipelined converter with a 10 bit resolution. The ADC has been stimulated with sinusoidal filtered signals at different amplitudes, in order to involve a new pipeline stage at each step.
Experimental validation
The input signal has been generated by using an Agilent 8904A multifunction synthesizer, while the output has been retrieved from an Agilent HP16500C
Logic Analysis System, equipped with a 16517A/18A and a 16554A Logic
Analyzers, connected to a PC through a GPIB interface. For the purposes of this first experimentation, only the spectral matching approach has been used, but a histogram matching approach could be followed as well. A multiple step process has been adopted to set the optimal parameter values by applying the above quoted modeling identification method to each stage of the ADC from the first to the last one.
An improvement index QI has been defined as follows:
where p 0 is the starting point (ideal model), p is the current point in the parameter space and f (·) is the target function, defined as the error between the actual ADC output spectrum and the model one, limiting the evaluation to the higher 50 harmonics (Fig.9) . By using the modified Aitken algorithm research aiming to find the best fitting minimization algorithm will be carried out by adding new modules to the AdcX VI.
Conclusion
The paper presented a distributed testing and modeling system for pipelined ADCs composed of four modules. An identification instrument working on the simplified behavioral model of a pipelined ADC and on the samples of an actual device has been proposed in the paper. Moreover, a tool for the ADC testing has been realized and described. Currently the AdcX module applies the Aitken optimization to the ADC outputs in the frequency domain.
However, both modules have been realized with a modular structure that allows an easy expandability with the addition of more optimization algorithms or testing procedures. Additional modules are currently being developed in that direction. An instrumentation control module has been developed too.
Its function is to realize an abstraction layer for the involved instrumentation and to communicate with the instruments through standard interface systems like GPIB. All the data involved in the tests are stored and shared in a 
